IET
Decrease font size
Increase font size
Topic Title: VDT simulation
Topic Summary:
Created On: 30 June 2010 08:46 PM
Status: Read Only
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 30 June 2010 08:46 PM
User is offline View Users Profile Print this message



NeilWebb99

Posts: 2
Joined: 22 June 2010

Hi can any one help me to understand the logic thats required to program the card to simulate the output of these VDT's based on the excitation volts in and the stimulated position. I have the specification of the devices I need to simulate I just cannot get my head around what needs to be calculated in the FPGA and what the return values are.
Statistics

See Also:



FuseTalk Standard Edition v3.2 - © 1999-2014 FuseTalk Inc. All rights reserved.